Abstract-To extend the scaling of digital integrated circuits, beyond-CMOS approaches based on advanced materials and novel switching concepts are strongly needed. Among these approaches, the resistive switching random access memory (RRAM) allows for fast and nonvolatile switching at scalable power consumption. This work presents functionally complete logic gates based on RRAM technology. Logic computation is obtained through conditional switching in RRAM circuits with serially connected switches. AND, implication, NOT, and bit transfer operations are demonstrated, each using a single clock pulse, while other functions (e.g., OR and XOR) are achieved in multiple steps. The results support RRAM logic for normally-off digital circuits with extremely high density.
I. INTRODUCTION
M OORE'S law has driven the scaling of CMOS technology for logic and memory applications for almost 40 years. Today, CMOS scaling is becoming increasingly hard mainly due to the increase of the subthreshold leakage current, which raises the static and stand-by power consumptions in digital circuits. To suppress the leakage-induced power, novel device technologies, such as the tunnel FET [1] and the nanoelectromechanical switch [2] with improved subthreshold slope, have been proposed. A more radical approach consists in adopting materials-based switching, such as spintronic [3] - [7] and resistive switching [8] - [10] . In most cases, the switching states of the material are nonvolatile, which allow storing the input/output states of a logic gate even without any power supply. This approach allows for normally-off logic circuits having two major benefits: 1) the suppression of the static power and 2) the storage of the computed states in the logic circuit, which may thus be capable of instant boot.
Among the nonvolatile logic concepts, those based on resistive (or memristive) switching have received strong interest due to the scalable operation current [11] , [12] , the high switching speed [13] , [14] , and the simple two-terminal structure, which makes it possible to integrate a switch in a crossbar circuit with individual device area of 4F 2 , where F is the minimum feature size allowed by the lithography. Resistive switching is nonvolatile, thus providing the basis for the resistive switching random access memory (RRAM) for high density and embedded storage [15] - [17] . RRAM was initially proposed for application as a reconfigurable switch in field-programmable gate array to reduce the area usually occupied by SRAM-based switches [18] - [21] . Material implication (IMP) has been demonstrated in RRAM circuits with two parallel-connected switches [8] , [9] . IMP allows for functionally complete logic through the iteration of multiple computing steps, however, achieving other logic functions, such as AND or NOT, in a single clock pulse would allow for greatly reduced computation time and simplified logic operation. This paper demonstrates functionally complete logic gates based on RRAM switches. Logic functions are performed through conditional switching in RRAM circuits with serially connected switches. Unlike previous works where only IMP and its associated operations (e.g., negative IMP, reverse IMP, and NOT) were achieved within one clock pulse [8] , [9] , here we demonstrate AND, IMP, NOT, and bit transfer operations, all with one clock pulse and two switches. In our approach, cascading of more logic operations is possible as the input and output have the same nature, namely, a resistance state in a RRAM switch [3] , [9] . Other functions, e.g., OR and XOR, can be achieved by a combination of the primary operations in a sequence of multiple computing steps. We focus on single logic operations in this paper, while circuit operations and complex functionalities will be addressed in [22] .
II. RRAM CHARACTERISTICS
To demonstrate logic operations with resistive switching, we used electrochemical RRAM devices provided by Adesto Technologies [15] . The device stack consists of a W bottom electrode, a GeS 2 solid electrolyte, and an Ag top electrode (TE). Resistive switching in these devices is due to the voltage-induced migration of Ag cations within the solid electrolyte, causing the formation/disruption of a conductive filament (CF), or conductive bridge [23] , [24] . Fig. 1 shows the I -V characteristics of the RRAM device used in this paper. Application of a positive voltage above the set voltage V set leads to set transition from high to low resistance, as a result of the formation of the CF. The maximum current is fixed by the measurement setup to a compliance current I C = 100 μA, to allow control of the CF size, and hence of 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. the resistance R. After set transition, the voltage snaps back to a value V C of ∼0.15 V, which identifies the characteristic voltage to induce migration in the CF on the 1-s timescale of the experiment [25] . Application of a negative voltage above the reset voltage V reset results in the reset transition from low to high resistance, revealing the dissolution of the CF by Ag migration back to the TE. Fig. 2 schematically shows the two states of the RRAM devices, namely, set state and reset state. In the set state, the RRAM has a low resistance R due to the CF connecting TE and bottom electrode. After disconnection of the CF in the reset state, the RRAM displays a high resistance. The shape of the CF in the set and reset states may vary depending on the RRAM concept, material, and type of operation. Previous results on electrochemical RRAM devices showed that the CF protrudes from the TE, i.e., the anode during the set transition, toward the bottom electrode [26] - [28] , as shown in Fig. 2 . The opposite behavior is instead proposed in some interpretations [29] - [31] . Electrochemical RRAM devices are considered in this paper because of their extremely low-power operation, which was demonstrated in the few nanoampere range [32] , [33] and few nanosecond timescale [34] . In addition, electrochemical RRAM displays digital switching because of a large resistance window of ∼6 decades [33] , which can be explained by the variation of CF diameter between the atomic size (∼0.3 nm) and a few tens of nanometer. Additional contributions to the resistance range come from the size-dependent resistivity due to surface roughness scattering and the transition from metallic conductivity to hopping conduction at low defect concentration [35] . Digital switching behavior is also promoted because of the abrupt reset transition in Fig. 2 , compared with the gradual resistance increase in bipolar oxide-based RRAM devices [36] . The digital switching properties of electrochemical RRAM support Ag-GeS 2 as an ideal device for logic operation.
III. RRAM LOGIC GATES
We first assign two logic values to the device states in Fig. 2 . The set and reset states are defined as states M = 0 and 1, respectively, where M is the state variable reflecting the value of V set in the I -V curve [10] . In a RRAM logic gate, the switching devices (or switches) both store the input/output states, and operate in response to an applied driving pulse. Different logic functions are achieved by different values of the pulse voltage, e.g., high/low voltages [10] , or positive/negative voltages. This is different from the conventional CMOS logic gates, where the logic functionality relies on the transistor gain at the basis of the digitalization. RRAM logic, instead, features no gain and relies on conditional switching, where one switch in the logic gate can change its state depending on the value of the input (i.e., initial) states. Similar gain-less logic approaches were previously reported for devices based on resistive switching [9] , spin-torque magnetic switching [7] , and phase change switching [10] .
In addition, RRAM logic differs from CMOS logic by the topological organization of the logic gate; in CMOS logic, each logic function has a specific circuit topology, e.g., a NAND gate differs from a NOR gate by the connection of pull-up and pull-down transistors. RRAM logic instead totally lacks topological organization of the logic gates, thus allowing for standardization of the circuit architecture through the adoption of the crossbar array with extremely high density achieved by the small device size of 4F 2 [37] . Another key difference from CMOS logic is that the output states are stored in the logic gate even after the supply is turned OFF, as a result of the nonvolatile behavior of the switch. Since there is no need for a supply voltage to sustain the output state in a RRAM device, the off-state power consumption is theoretically zero. This allows normally-off operation of the logic circuit with a consequent suppression of the static and stand-by power. Fig. 3 (a) schematically shows the structure of a switchbased logic gate. Two RRAM devices, namely P (bot-tom switch) and Q (top switch), are connected in series. Both switches can be accessed individually, e.g., to write the input state or for reading, by the application of a voltage V P or V Q , as shown in Fig. 3(a) . To drive the logic operation, however, the switches must be biased together in the serial configuration, by applying a driving voltage V to the TE while leaving the intermediate electrode floating and the bottom electrode grounded. Depending on the states of P and Q and on the polarity of V , conditional switching can take place in either switch, thus resulting in a compute operation. Application of a positive V can result in a set transition of P or Q, while a negative V can induce reset transition in either switch. Finally, the output can be obtained as the final states P and Q of the switches, which can then be used as new input states in the same switch or can be transferred to other switches for further operations [10] .
A. Experimental Setup
To experimentally demonstrate the fundamental logic gates, we used two RRAM devices connected to a switching matrix (Agilent 34970A). The switching matrix was needed to prepare separately the two switches with the parameter analyzer (Agilent B1500A) and then connect them in series to operate the logic function. The resistance of the RRAM device was measured both before and after the logic operation. For more complex logic gates, namely, OR and XOR, we developed a printed circuit board with all the connections. RRAM devices were wire-bonded to the board, while the wiring reconfiguration was performed using external transistors. To protect the resistive state during the reconfiguration and to control the resistance after set transition, we used one-transistor/one-resistor (1T1R) devices, where a transistor is connected in series to the switching device. The resulting two-transistor/two-resistor (2T2R) structure is schematically shown in Fig. 3(b) . To infer the state of RRAM device before and after logic computation, we read the switching current during the computation pulse. A similar board was developed also to demonstrate the 1-bit full adder presented in [22] . Fig. 4 schematically describes the operation of an AND gate, showing, from left to right, the initial (input) states of the switches, the I -V characteristics with the corresponding RRAM switching, the final (output) states, and the experimental demonstration of the logic gate. The input states may be directly written in the two RRAM switches, or be transferred there from other switches, or be the result of a previous operation in the switches. The logic operation is enabled by the application of a driving pulse of positive voltage (2V C < V < 2 V set ) across the two serially connected switches. The applied voltage is positive, thus the switching can only induce set transition in either switch. If P = Q = 0 [ Fig. 4(a) ], no switching can take place, since the switches are both in the set state, thus the final states are the same as the initial states, namely, P = Q = 0. For P = 0 and Q = 1 [ Fig. 4(b) ], most of the applied voltage drops across Q, causing set transition to Q = 0. Similarly, for P = 1 and Q = 0 [Fig. 4(c)] , the large voltage drop across TABLE I   TRUTH TABLE FOR AND OPERATION, HIGHLIGHTING THE SPECIAL CASES OF BIT TRANSFER Q = P · 1 P induces set transition to P = 0. Finally, if both P and Q are equal to 1 [ Fig. 4(d) ], the voltage divides equally across P and Q, resulting in no switching in either P or Q, since V < 2 V set . As a result of this conditional switching, both output states P or Q provide the AND function of the input states P and Q, as summarized in Table I . As a special case of the AND operation for Q = 1, the state of P is automatically transferred to Q , serving as a scheme for bit transfer between two switches. The AND function P · Q is experimentally demonstrated for two wire-bonded conductive-bridge RRAM switches, as shown by the current measured at V = 50 mV shown in Fig. 4 . A 100 ms enable pulse with voltage 0.8 V was applied to drive the logic operation, resulting in a set transition from 1 to 0 for P = 0 and Q = 1 [ Fig. 4(b) ] and P = 1 and Q = 0 [ Fig. 4(c) ]. No switching takes place for P = Q in Fig. 4(a) and (d) . The conductance for state 0 was ∼0.6 mS, corresponding to a resistance of ∼1.65 k . This state was achieved by limiting the current to I C = 100 μA during the initial writing and logic operation. The compliance current was maintained by properly biased transistors in series with the switches in the so-called 1T1R configuration [11] , [12] . The random variability of state 1 may represent an issue for the case P = Q = 1 in Fig. 4(d) . For instance, assuming that P has a higher resistance than Q, V P is higher than V Q , Fig. 5 .
B. AND Gate and Bit Transfer
Schematic of the RRAM-based IMP logic gate showing (from left to right) the initial (input) states P and Q, the I -V curves for RRAM devices, the final (output) states, and the experimental demonstration, where the current was measured at V = 50 mV before and after the enable pulse. The four initial states of P and Q are considered, namely, (a) P = Q = 0, (b) P = 0 and Q = 1, (c) P = 1 and Q = 0, and (d) P = Q = 1. A negative voltage is applied, resulting in IMP operation.
thus possibly inducing set transition in P. However, P also has a higher set voltage V set than Q, due to the relationship between V set and R [35] . In addition, even in the case where the set transition is initiated in P, soon V P decreases in the voltage divider, thus the set process is inhibited. These effects are expected to prevent variability induced set transition in the case P = Q = 1. Despite such inherent robustness of the AND gate against variability, the variation of resistance and V set should be minimized as much as possible to ensure high reliability.
C. IMP, NOT, and Regeneration
Fig . 5 shows the material IMP gate, consisting of the same structure as the AND gate but operated under a negative voltage |V | < 2 V reset . Similar to Fig. 4, Fig. 5 shows, from left to right, the initial (input) states, the I -V curves with RRAM switching, the final (output) states, and the measured conductance before/after application of the enable pulse. For P = Q = 0, the voltage divides equally across P and Q, thus reset occurs in neither P nor Q, since |V | < 2 V reset . To allow for switching in this case, Q is prepared in the set state with a smaller compliance current I * C , e.g., I * C = 30 μA in Fig. 6 , thus resulting in a smaller CF and in a smaller conductance (about one-third of P in Fig. 6 ). This will be referred to as state Q = 0 * in the following. The imbalance between the two states results in more voltage drop across Q, thus forcing transition to Q = 1 with no disturb to P, as shown by the measured conductance of Q decaying to a small value after the enable pulse in Fig. 5(a) . For P = 0 and Q = 1 [ Fig. 5(b) ], the voltage drop across P is negligible, thus preventing any reset transition to occur in P. On the other hand, the large voltage across Q cannot lead to any reset transition, since Q is already in the reset state. Similarly, for After conditional switching, the output Q corresponds to the IMP function Q = P → Q, as summarized in Table II . For the special case with Q = 0 * , the output Q provides the function Q = NOT( P), thus working as a bit inverter. Fig. 5 also shows the current measured at V = 50 mV before and after the application of the enable pulse, indicating the reset transition from Q = 0 * to Q = 1 in Fig. 5(a) . Transistors in the 1T1R structures were biased to high conductance to minimize the voltage drop across them. The introduction of the third state 0 * makes regeneration steps necessary, whenever an output state 0 must serve as the second operand in an IMP operation, where 0 * is instead expected. In this case, the state 0 can be transferred to an auxiliary switch initially in state 1 by an AND operation with reduced compliance I * C thus resulting in state 0 * . The auxiliary switch can then be used as second input in the IMP operation. Note that, before the operand state is transferred to an auxiliary switch, there is no need for a preliminary read operation, since state 1 will also be transferred without modification. The opposite case is also possible, namely, an output state 0 * is needed as first operand in an IMP operation. In this case, the switch can be straightforwardly regenerated by a set operation at a voltage V between V C and V set in Fig. 1 . State 0 * will switch to 0 by CF growth accelerated by the voltage being higher than V C , while state 1 is not disturbed, since V < V set . Fig. 7 shows the measured I -V curves for states 0, 0 * , and 1, indicating regeneration of state 0 * in Fig. 7(b) with no disturb on 0 and 1. Finally, note that 0 and 0 * can both appear as input states in AND operation, since the output is always 0, except for both initial states being P = Q = 1.
Another approach to achieve different reset behaviors for P and Q in Fig. 5(a) is to use different RRAM materials for P and Q. For instance, the Ag-GeS 2 RRAM used in this paper shows a remarkable asymmetry between the set and the reset processes, where the I reset can be significantly smaller than I C [32] , [33] , [38] . The ratio I reset /I C can be as small as 0.1 for Ag-GeS 2 RRAM devices and was shown to depend on I C , namely, an increasingly smaller I reset /I C is obtained at decreasing I C [38] . The set/reset asymmetry was attributed to the compressive stress affecting the CF after set transition and contributing to the CF retraction during reset transition. On the other hand, RRAM based on metal oxides, such as HfO x [11] , [25] , [36] and TaO x [39] , usually display symmetric set/reset processes with I reset ≈ I C . No significant stress effects are expected in this case, due to the presence of both cations, e.g., ionized Hf in HfO 2 , and anions, i.e., O 2− . The opposite migration of cations and anions might minimize the accumulation of impurities and stress buildup. A logic gate, where P has symmetric switching (I reset ≈ I C ) and Q has asymmetric set/reset switching (I reset < I C ), can intrinsically allow for the IMP behavior in Fig. 5 . By appropriate choice of electrode/switching materials, the two layers can be engineered to minimize the mismatch between the values of V set . RRAM devices with V set higher than 1 V (therefore, similar to oxide-RRAMs) have been reported [30] , [40] , [41] .
D. OR Gate
Other logic functions can be achieved by combining IMP, NOT, and AND functions discussed previously. OR can be simply obtained through the DeMorgan theorem, namely,
]. This translates into three pipelined operations, namely, inversion of both inputs A and B, which can be operated in parallel, AND operation, and inversion of the previous output. This sequence is summarized in Table III , showing the five switches used for the operation, namely, the two input switches P1 = A, P2 = B, the output switch P5 = A OR B, and two auxiliary switches P3 and P4. Switches P3 and P4 are initially prepared in state 0 * , since they must operate in IMP operations aimed at inversion (Table II) . In the first clock pulse, P3 receives the inverted value of P1, while P4 receives the inverted value of P2. Then, AND of P3 and P4 is performed at the second clock pulse. Note that any state 0 * would be regenerated to 0 in the second stage, since AND is operated at a compliance current I C > I * C . In the third stage, P4 is inverted and transferred into the output switch P5. The output state can be either 0 * or 1, thus can be readily used as second operand in a subsequent IMP operation. In case of read or other types of operation (e.g., AND, or first operand in IMP), the output must be regenerated from 0 * to 0, as shown in Fig. 7 . Fig. 8(a) demonstrates the OR operation by showing the measured current during the three stages of OR operation in Table III , namely, NOT, AND, and final NOT. The demonstration was carried out by the experimental setup in Fig. 8(b) , where all indicated nodes were electrically accessible to select AND/OR bias individual RRAM switches. Input states A = 0 and B = 1 were chosen to exemplify the logic operation. For the experimental demonstration, RRAM devices with 1T1R structures were wire-bonded for serial connection in the logic-gate architecture of Fig. 3 . P3 first shows reset transition at the beginning of clock pulse #1, then undergoes set transition during the AND operation in the second clock pulse. Finally, a reset transition appears in P5 due to P4 = 0 * . The final state P5 = 1 provides the output of the OR operation. The functionality of the logic gate can be similarly demonstrated for other states of the inputs A and B. 
E. XOR Gate
The XOR operation A ⊕ B can be achieved in three steps by cascading NOT, IMP, and AND, namely
which is schematically shown in Fig. 9 . Table IV shows the four-pulse sequence to complete XOR operation in a circuit of five-RRAM switches. First, A is copied from P1 to P5 with reduced compliance I * C to change 0 into 0 * , while B is inverted in P3. In the second pulse, the inverted B is regenerated to change 0 * into 0, while another inverted B is transferred into P4. These two pulses complete the preliminary NOT operations in Fig. 9 . IMP operations are carried out in the third pulse, with output in P4 = A → B and in P5 = B → A. Finally, the AND product P4 · P5 is performed in the fourth pulse. Fig. 10(a) and (b) shows the measured and calculated current as a function of time during the operation of the XOR sequence of Table IV, while Fig. 10(c) shows the circuit used for the experimental demonstration. The demonstration was carried out for input A = 0 and B = 1, resulting in an output P4 = P5 = A ⊕ B = 1. Calculations were achieved by simulating the two-RRAM switches with current limitation to describe the effect of the select transistors. Simulations were done using an analytical model for RRAM set/reset temperatureand field-assisted migration of ionized defects [42] . XOR operation is essential to achieve more complex functions, such as addition, which is addressed in [22] .
F. Logic-Gates Implementation in a Crossbar Array
The feasibility of logic gates was discussed so far in this work assuming a reconfigurable wiring, where individual Cross section of a portion of a crossbar array for the implementation of any generic function. Each logic cell includes a switch element and a selector. This crossbar implementation can be used, e.g., for OR (Section III-D), XOR function (Section III-E), or any generic logic function. switches were connected with suitable wires to compute each operation. Although useful for practical demonstration of RRAM logic, reconfigurable wiring is too expensive for integration, since CMOS circuits would require a very large area to drive all switches. To reduce the circuit complexity, the circuit can be implemented in a crossbar architecture, as shown in Fig. 11 . Here, the cross section of a portion of a two-layer crossbar array is shown, including both switching elements and selectors. For the fundamental gates, namely AND and IMP, two switches from the top and the bottom layers (e.g., P1 and P2, or P1 and P4) can be selected to carry out computation by applying a driving pulse. For more complex functions, such as OR and XOR, a suitable sequence of logic operations can be performed in multiple switches and multiple clock pulses. For instance, Table V reports the sequence of operations for an OR function, using six switches (e.g., P1-P6 in Fig. 11 ) and five clock pulses.
Here, NOT operations are performed at clock #1 and #2, while NOT(B) is transferred from the top to the bottom layer at clock #3. AND and NOT operations are finally carried out at clock steps #4 and #5, respectively. Note that a crossbar implementation generally requires a higher number of switches AND/OR clock pulses, however, the area for the periphery circuit to address the lines is minimized through this approach. Similar to OR, also the XOR function can be implemented in a crossbar array using eight switches and eight clock pulses. Circuit architectures and select/unselect schemes in the crossbar array are further addressed in [22] .
IV. CONCLUSION
We have demonstrated nonvolatile logic operation in RRAM through conditional switching in serially connected devices. The RRAM state variable can be 0 (low-resistance set state) or 1 (high-resistance reset state). The state variable is used both as input or output of the logic operations. AND, IMP, NOT, and transfer can be achieved in a single clock pulse, while OR, XOR, and all other operations (e.g., NAND and NOR) are achieved in multiple computation steps. The new nonvolatile logic approach allows suppressing the static leakage power dissipation while reducing the area consumption because of the scalable two-terminal structure of the RRAM switch.
